



“Atomistic” Simulation of Decanano Devices

A. Asenov

A. R. Brown, J. H. Davies, S. Kaya, G. Slavcheva
Department of Electronics and Electrical Engineering
University of Glasgow



S. Saini
NASA Ames Research Centre



CHIPS 2000



Summary

- Introduction
- Random Dopant Fluctuations
- Single Charge Trapping
- Oxide Thickness Fluctuations
- Conclusions

CHIPS 2000



Scaling of MOSFETs to decanano dimensions
(*International Roadmap for Semiconductors - 1999 Edition*)

Year	1999	2001	2004	2008	2011	2014
MPU Gate Length (nm)	140	100	70			
Oxide thickness (nm)	1.9-2.5	1.5-1.9	1.2-1.5			
Drain extensions (nm)	42-70	30-50				

Solution exists



Solution Being Pursued




No Known Solutions

CHIPS 2000




‘True’ dopant distribution in a 50x50 nm MOSFET




CHIPS 2000



‘True’ dopant distribution in a 50x50 nm MOSFET



Side view





Top view

CHIPS 2000



TEM view of ultrathin gate oxides




CHIPS 2000

H.S. Momose et al.
IEEE Trans. Electron Dev.
45 691 (1998)

A. Chin et al.
IEEE Electron Dev. Lett.
18 417 (1997)

MOSFET with 8 nm gate length




Summary

- Introduction
- Random Dopant Fluctuations
- Single Charge Trapping
- Oxide Thickness Fluctuations
- Conclusions

□ Random Dopant Fluctuations

- Simulation approach
- Fluctuation resistant architectures
- The effect of the poly-Si gate
- Quantum corrections


Solution domain in 3D 'atomistic' simulation



- 3D drift-diffusion simulations
- Fine grain discretisation
- Statistical ensembles of microscopically different devices
- Estimation of averages and standard deviations


CHIPS 2000

Typical results of 3D 'atomistic' simulation for a 50x50 nm MOSFET




CHIPS 2000

I-V characteristics of an ensemble of 50 microscopically different Devices




CHIPS 2000


Threshold voltage vs. number of dopants in the gate depletion region




Threshold voltage and threshold voltage lowering as a function of the channel length




Potential distribution in two microscopically different 50x50 nm MOSFETs




Threshold voltage asymmetry in a 50x50 nm MOSFET




Standard deviation in the threshold voltage as a function of the effective channel length



Standard deviation in the threshold voltage as a function of the effective channel width




Standard deviation in the threshold voltage as a function of the doping concentration




□ Random Dopant Fluctuations

- Simulation approach
- Fluctuation resistant architectures
- The effect of the poly-Si gate
- Quantum corrections


Random dopant resistant MOSFET architectures




Standard deviation in the threshold voltage as a function of the thickness of the epitaxial undoped channel layer



Standard deviation in the threshold voltage as a function of the doping concentration in the epitaxial channel




Standard deviation in the threshold voltage as a function of the doping concentration behind the epitaxial channel






Standard deviation in the threshold voltage as a function of the δ -doping concentration Q_δ in epitaxial δ -doped MOSFETs



CHiPPS 2000



Potential distribution



Uniform doping

Epitaxial channel

Epitaxial channel + delta doping

CHiPPS 2000




Random Dopant Fluctuations

- Simulation approach
- Fluctuation resistant architectures
- The effect of the poly-Si gate
- Quantum corrections

CHiPPS 2000




Potential distribution at the Si/SiO₂ interface and the Poly-Si/ SiO₂ interface



CHiPPS 2000




Dependence of σV_T on the oxide thickness t_{ox} for single crystal silicon gate and metal gate MOSFETs



CHiPPS 2000




Dependence of σV_T on the gate doping concentration




CHiPPS 2000

Increase in the threshold voltage standard deviation associated with the single crystal silicon gate



CHiPPS 2000

Effect of the poly-Si gate grain boundaries on the threshold voltage



CHiPPS 2000

□ Random Dopant Fluctuations

- Simulation approach
- Fluctuation resistant architectures
- The effect of the poly-Si gate
- Quantum corrections

CHiPPS 2000

The density gradient approach
(at low drain voltage)

□ Solve self-consistently

$$\nabla \cdot (\epsilon \nabla \psi) = -q(p - n + N_D^+ - N_A^-)$$

$$2b_b \frac{\nabla^2 \sqrt{n}}{\sqrt{n}} = \phi_n - \psi + \frac{kT}{q} \ln \frac{n}{n_i}$$


□ Solve

$$\nabla \cdot \mu_n n \nabla V = 0$$

to extract the current


CHiPPS 2000

Quantum mechanical threshold voltage shift as a function of the doping concentration




CHiPPS 2000

Quantum mechanical charge distribution in the inversion layer




CHiPPS 2000

Potential and electron distribution in a 30×50 nm MOSFETs




CHiPPS 2000

Average threshold voltage as a function of the gate length in 50 nm wide MOSFETs



CHiPPS 2000

Threshold voltage lowering as a function of the gate length in 50×50 nm MOSFETs




CHiPPS 2000

Summary

- Introduction
- Random Dopant Fluctuations
- Single Charge Trapping
- Oxide Thickness Fluctuations
- Conclusions

CHiPPS 2000


Random telegraph signal in a $0.15 \times 0.97 \mu\text{m}^2$ MOSFET



Z. Çelik-Butler et al.
IEEE TED 47 646 (2000)


CHiPPS 2000

The effect of a single electron trapping on potential and electron concentration




CHiPPS 2000

Relative RTS amplitude as a function of the drain current for a set of square MOSFETs




ChiPPS 2000

Effect of single electron trapping on the threshold voltage in decanano MOSFETs with square geometry




ChiPPS 2000

Potential distributions in a 50x50 nm MOSFETs (bottom). Magnitude of the RTS amplitude associated with a single electron trapping (top).




ChiPPS 2000

Drain current dependence of the highest RTS amplitudes in a 50x50 nm MOSFET with continuous doping and random discrete dopants



ChiPPS 2000

Distribution of the RTS amplitudes in a 50x50 nm MOSFET with continuous doping and random discrete dopants



ChiPPS 2000


Summary

- Introduction
- Random Dopant Fluctuations
- Single Charge Trapping
- Oxide Thickness Fluctuations
- Conclusions

ChiPPS 2000




Thickness fluctuations of ultrathin gate oxides




© IEEE 2000

Reconstruction of the Si/SiO₂ interface topology



THIPPS 2011


Digitisation of the Si/SiO₂ interface topology



OnPPS 200



Simulation of oxide thickness fluctuation effects




Si/SiO₂ interface

Electron concentration

Potential distribution


प्राप्ति 3 2000

Average threshold voltage as a function of the average oxide thickness in a 30×30 nm MOSFET



ENTS 2000


Threshold voltage distributions for different correlation lengths



CHIPS 2000




Threshold voltage standard deviation as a function of the oxide thickness



CHIPS 2000



Threshold voltage standard deviation as a function of the correlation length



CHIPS 2000



Summary

- Introduction
- Random Dopant Fluctuations
- Single Charge Trapping
- Oxide Thickness Fluctuations
- Conclusions

CHIPS 2000



Conclusions

- When the devices are scaled to decaanno dimensions the discreteness of charge and matter introduces significant 'intrinsic' parameter fluctuations.
- Atomic level 3D process and device modelling on statistical scale is required to understand the effects, the scale of the fluctuations and to design fluctuation resistant devices.

CHIPS 2000